blob: 413eae83ad81e2006c65f01de49ab612b06b58fa [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Arto Merilainende2ba662013-03-22 16:34:08 +02002/*
3 * Tegra host1x GEM implementation
4 *
5 * Copyright (c) 2012-2013, NVIDIA Corporation.
Arto Merilainende2ba662013-03-22 16:34:08 +02006 */
7
8#ifndef __HOST1X_GEM_H
9#define __HOST1X_GEM_H
10
Thierry Reding35d747a2013-09-24 16:30:32 +020011#include <linux/host1x.h>
12
Arto Merilainende2ba662013-03-22 16:34:08 +020013#include <drm/drm.h>
14#include <drm/drmP.h>
Daniel Vetterd9fc9412014-09-23 15:46:53 +020015#include <drm/drm_gem.h>
Arto Merilainende2ba662013-03-22 16:34:08 +020016
Thierry Redingc134f012014-06-03 14:48:12 +020017#define TEGRA_BO_BOTTOM_UP (1 << 0)
18
19enum tegra_bo_tiling_mode {
20 TEGRA_BO_TILING_MODE_PITCH,
21 TEGRA_BO_TILING_MODE_TILED,
22 TEGRA_BO_TILING_MODE_BLOCK,
23};
24
25struct tegra_bo_tiling {
26 enum tegra_bo_tiling_mode mode;
27 unsigned long value;
28};
Thierry Reding773af772013-10-04 22:34:01 +020029
Arto Merilainende2ba662013-03-22 16:34:08 +020030struct tegra_bo {
31 struct drm_gem_object gem;
32 struct host1x_bo base;
Thierry Reding773af772013-10-04 22:34:01 +020033 unsigned long flags;
Thierry Reding38003912013-12-12 10:00:43 +010034 struct sg_table *sgt;
Arto Merilainende2ba662013-03-22 16:34:08 +020035 dma_addr_t paddr;
36 void *vaddr;
Thierry Redingc134f012014-06-03 14:48:12 +020037
Thierry Redingdf06b752014-06-26 21:41:53 +020038 struct drm_mm_node *mm;
39 unsigned long num_pages;
40 struct page **pages;
41 /* size of IOMMU mapping */
42 size_t size;
43
Thierry Redingc134f012014-06-03 14:48:12 +020044 struct tegra_bo_tiling tiling;
Arto Merilainende2ba662013-03-22 16:34:08 +020045};
46
47static inline struct tegra_bo *to_tegra_bo(struct drm_gem_object *gem)
48{
49 return container_of(gem, struct tegra_bo, gem);
50}
51
Dmitry Osipenko368f6222017-06-15 02:18:26 +030052static inline struct tegra_bo *host1x_to_tegra_bo(struct host1x_bo *bo)
53{
54 return container_of(bo, struct tegra_bo, base);
55}
56
Thierry Reding71c38622014-11-03 13:23:02 +010057struct tegra_bo *tegra_bo_create(struct drm_device *drm, size_t size,
Thierry Reding773af772013-10-04 22:34:01 +020058 unsigned long flags);
Arto Merilainende2ba662013-03-22 16:34:08 +020059struct tegra_bo *tegra_bo_create_with_handle(struct drm_file *file,
Thierry Reding773af772013-10-04 22:34:01 +020060 struct drm_device *drm,
Thierry Reding71c38622014-11-03 13:23:02 +010061 size_t size,
Thierry Reding773af772013-10-04 22:34:01 +020062 unsigned long flags,
Thierry Reding71c38622014-11-03 13:23:02 +010063 u32 *handle);
Arto Merilainende2ba662013-03-22 16:34:08 +020064void tegra_bo_free_object(struct drm_gem_object *gem);
Arto Merilainende2ba662013-03-22 16:34:08 +020065int tegra_bo_dumb_create(struct drm_file *file, struct drm_device *drm,
66 struct drm_mode_create_dumb *args);
Arto Merilainende2ba662013-03-22 16:34:08 +020067
Arto Merilainende2ba662013-03-22 16:34:08 +020068extern const struct vm_operations_struct tegra_bo_vm_ops;
69
Thierry Reding04c07462018-02-07 18:45:55 +010070int __tegra_gem_mmap(struct drm_gem_object *gem, struct vm_area_struct *vma);
Thierry Redingb6d79742018-02-07 18:45:54 +010071int tegra_drm_mmap(struct file *file, struct vm_area_struct *vma);
72
Thierry Reding38003912013-12-12 10:00:43 +010073struct dma_buf *tegra_gem_prime_export(struct drm_device *drm,
74 struct drm_gem_object *gem,
75 int flags);
76struct drm_gem_object *tegra_gem_prime_import(struct drm_device *drm,
77 struct dma_buf *buf);
78
Arto Merilainende2ba662013-03-22 16:34:08 +020079#endif