blob: 94d00b47db6b42c08c1d3183b1d6088a0b71b497 [file] [log] [blame]
Thomas Gleixnercaab2772019-06-03 07:44:50 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Rob Clarkcd5351f2011-11-12 12:09:40 -06002/*
Andrew F. Davisbb5cdf82017-12-05 14:29:31 -06003 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
Rob Clarkcd5351f2011-11-12 12:09:40 -06004 * Author: Rob Clark <rob@ti.com>
Rob Clarkcd5351f2011-11-12 12:09:40 -06005 */
6
Laurent Pinchartb5561412017-10-13 17:59:05 +03007#ifndef __OMAPDRM_DRV_H__
8#define __OMAPDRM_DRV_H__
Rob Clarkcd5351f2011-11-12 12:09:40 -06009
Rob Clarkcd5351f2011-11-12 12:09:40 -060010#include <linux/module.h>
11#include <linux/types.h>
Laurent Pincharta9e6f9f2017-05-09 01:27:10 +030012#include <linux/workqueue.h>
Laurent Pinchart2d278f52015-03-05 21:31:37 +020013
Rob Clarkcd5351f2011-11-12 12:09:40 -060014#include <drm/drmP.h>
Daniel Vetterd9fc9412014-09-23 15:46:53 +020015#include <drm/drm_gem.h>
Laurent Pinchart2d278f52015-03-05 21:31:37 +020016#include <drm/omap_drm.h>
Rob Clarkf5f94542012-12-04 13:59:12 -060017
Tomi Valkeinen35a339a2016-02-19 16:54:36 +020018#include "dss/omapdss.h"
19
Laurent Pinchartb5561412017-10-13 17:59:05 +030020#include "omap_connector.h"
21#include "omap_crtc.h"
22#include "omap_encoder.h"
23#include "omap_fb.h"
24#include "omap_fbdev.h"
25#include "omap_gem.h"
26#include "omap_irq.h"
27#include "omap_plane.h"
28
Rob Clarkcd5351f2011-11-12 12:09:40 -060029#define DBG(fmt, ...) DRM_DEBUG(fmt"\n", ##__VA_ARGS__)
30#define VERB(fmt, ...) if (0) DRM_DEBUG(fmt, ##__VA_ARGS__) /* verbose debug */
31
32#define MODULE_NAME "omapdrm"
33
Laurent Pinchartf4302742015-12-14 22:39:34 +020034struct omap_drm_usergart;
35
Laurent Pinchart2ee76792018-03-05 15:02:22 +020036struct omap_drm_pipeline {
37 struct drm_crtc *crtc;
38 struct drm_encoder *encoder;
39 struct drm_connector *connector;
Laurent Pinchart511afb42018-03-04 23:42:36 +020040 struct omap_dss_device *output;
Laurent Pinchartde9225a2018-09-13 02:34:29 +030041 unsigned int alias_id;
Laurent Pinchart2ee76792018-03-05 15:02:22 +020042};
43
Rob Clarkcd5351f2011-11-12 12:09:40 -060044struct omap_drm_private {
Laurent Pincharta82f03472018-02-13 14:00:19 +020045 struct drm_device *ddev;
46 struct device *dev;
Laurent Pinchartdfe9cfc2018-02-11 15:07:33 +020047 u32 omaprev;
Rob Clark5e3b0872012-10-29 09:31:12 +010048
Laurent Pinchart72877cf2018-02-13 14:00:40 +020049 struct dss_device *dss;
Laurent Pinchart50638ae2018-02-13 14:00:42 +020050 struct dispc_device *dispc;
Tomi Valkeinen9f759222015-11-05 18:39:52 +020051 const struct dispc_ops *dispc_ops;
52
Laurent Pinchart2ee76792018-03-05 15:02:22 +020053 unsigned int num_pipes;
54 struct omap_drm_pipeline pipes[8];
Laurent Pincharte48f9f12018-03-07 00:01:33 +020055 struct omap_drm_pipeline *channels[8];
Rob Clarkf6b60362012-03-05 10:48:36 -060056
Rob Clarkbb5c2d92012-01-16 12:51:16 -060057 unsigned int num_planes;
58 struct drm_plane *planes[8];
Rob Clarkf6b60362012-03-05 10:48:36 -060059
Rob Clarkcd5351f2011-11-12 12:09:40 -060060 struct drm_fb_helper *fbdev;
Rob Clarka6a91822011-12-09 23:26:08 -060061
Rob Clark5609f7f2012-03-05 10:48:32 -060062 struct workqueue_struct *wq;
63
Tomi Valkeinen76c40552014-12-17 14:34:22 +020064 /* lock for obj_list below */
Daniel Vetter5117bd82018-05-25 19:39:24 +030065 struct mutex list_lock;
Tomi Valkeinen76c40552014-12-17 14:34:22 +020066
Rob Clarkf5f94542012-12-04 13:59:12 -060067 /* list of GEM objects: */
Rob Clarkf6b60362012-03-05 10:48:36 -060068 struct list_head obj_list;
69
Laurent Pinchartf4302742015-12-14 22:39:34 +020070 struct omap_drm_usergart *usergart;
Rob Clarka6a91822011-12-09 23:26:08 -060071 bool has_dmm;
Rob Clark3c810c62012-08-15 15:18:01 -050072
73 /* properties: */
Andre Renaud8451b5a2012-08-15 15:18:02 -050074 struct drm_property *zorder_prop;
Rob Clarkf5f94542012-12-04 13:59:12 -060075
76 /* irq handling: */
Laurent Pinchart84e1d452016-04-19 03:07:59 +030077 spinlock_t wait_lock; /* protects the wait_list */
78 struct list_head wait_list; /* list of omap_irq_wait */
Laurent Pinchartdfe9cfc2018-02-11 15:07:33 +020079 u32 irq_mask; /* enabled irqs in addition to wait_list */
Peter Ujfalusia7631c42017-11-30 14:12:37 +020080
81 /* memory bandwidth limit if it is needed on the platform */
82 unsigned int max_bandwidth;
Rob Clark3c810c62012-08-15 15:18:01 -050083};
84
Rob Clark3c810c62012-08-15 15:18:01 -050085
Andy Gross6169a1482011-12-15 21:05:17 -060086int omap_debugfs_init(struct drm_minor *minor);
Andy Gross6169a1482011-12-15 21:05:17 -060087
Laurent Pinchartb5561412017-10-13 17:59:05 +030088#endif /* __OMAPDRM_DRV_H__ */