blob: 03d5c3aece9db50d3253da7a17fae66d9e5b92ab [file] [log] [blame]
Thomas Gleixner5b497af2019-05-29 07:18:09 -07001/* SPDX-License-Identifier: GPL-2.0-only */
Dan Williamsb94d5232015-05-19 22:54:31 -04002/*
3 * libnvdimm - Non-volatile-memory Devices Subsystem
4 *
5 * Copyright(c) 2013-2015 Intel Corporation. All rights reserved.
Dan Williamsb94d5232015-05-19 22:54:31 -04006 */
7#ifndef __LIBNVDIMM_H__
8#define __LIBNVDIMM_H__
Ross Zwisler047fc8a2015-06-25 04:21:02 -04009#include <linux/kernel.h>
Dan Williams62232e452015-06-08 14:27:06 -040010#include <linux/sizes.h>
11#include <linux/types.h>
Dan Williamsfaec6f8a2017-06-06 11:10:51 -070012#include <linux/uuid.h>
Dave Jiangaa9ad442017-08-23 12:48:26 -070013#include <linux/spinlock.h>
14
15struct badrange_entry {
16 u64 start;
17 u64 length;
18 struct list_head list;
19};
20
21struct badrange {
22 struct list_head list;
23 spinlock_t lock;
24};
Dan Williamse6dfb2d2015-04-25 03:56:17 -040025
26enum {
27 /* when a dimm supports both PMEM and BLK access a label is required */
Dan Williams8f078b32017-05-04 14:01:24 -070028 NDD_ALIASING = 0,
Dan Williams58138822015-06-23 20:08:34 -040029 /* unarmed memory devices may not persist writes */
Dan Williams8f078b32017-05-04 14:01:24 -070030 NDD_UNARMED = 1,
31 /* locked memory devices should not be accessed */
32 NDD_LOCKED = 2,
Dave Jiang7d988092018-12-13 15:36:18 -070033 /* memory under security wipes should not be accessed */
34 NDD_SECURITY_OVERWRITE = 3,
35 /* tracking whether or not there is a pending device reference */
36 NDD_WORK_PENDING = 4,
Dan Williamsd5d30d52019-02-02 16:35:26 -080037 /* ignore / filter NSLABEL_FLAG_LOCAL for this DIMM, i.e. no aliasing */
38 NDD_NOBLK = 5,
Dan Williams62232e452015-06-08 14:27:06 -040039
40 /* need to set a limit somewhere, but yes, this is likely overkill */
41 ND_IOCTL_MAX_BUFLEN = SZ_4M,
Dan Williams4577b062016-02-17 13:08:58 -080042 ND_CMD_MAX_ELEM = 5,
Jerry Hoemann40abf9b2016-04-11 15:02:28 -070043 ND_CMD_MAX_ENVELOPE = 256,
Dan Williams1f7df6f2015-06-09 20:13:14 -040044 ND_MAX_MAPPINGS = 32,
Dan Williams1b40e092015-05-01 13:34:01 -040045
Dan Williams004f1af2015-08-24 19:20:23 -040046 /* region flag indicating to direct-map persistent memory by default */
47 ND_REGION_PAGEMAP = 0,
Dave Jiang06e8ccd2018-01-31 12:45:38 -070048 /*
49 * Platform ensures entire CPU store data path is flushed to pmem on
50 * system power loss.
51 */
52 ND_REGION_PERSIST_CACHE = 1,
Dave Jiang30e6d7b2018-01-31 12:45:43 -070053 /*
54 * Platform provides mechanisms to automatically flush outstanding
55 * write data from memory controler to pmem on system power loss.
56 * (ADR)
57 */
58 ND_REGION_PERSIST_MEMCTRL = 2,
Dan Williams004f1af2015-08-24 19:20:23 -040059
Dan Williams1b40e092015-05-01 13:34:01 -040060 /* mark newly adjusted resources as requiring a label update */
61 DPA_RESOURCE_ADJUSTED = 1 << 0,
Dan Williamse6dfb2d2015-04-25 03:56:17 -040062};
63
Dan Williams45def222015-04-26 19:26:48 -040064extern struct attribute_group nvdimm_bus_attribute_group;
Dan Williams62232e452015-06-08 14:27:06 -040065extern struct attribute_group nvdimm_attribute_group;
Dan Williams4d88a972015-05-31 14:41:48 -040066extern struct attribute_group nd_device_attribute_group;
Toshi Kani74ae66c2015-06-19 12:18:34 -060067extern struct attribute_group nd_numa_attribute_group;
Dan Williams1f7df6f2015-06-09 20:13:14 -040068extern struct attribute_group nd_region_attribute_group;
69extern struct attribute_group nd_mapping_attribute_group;
Dan Williams45def222015-04-26 19:26:48 -040070
Dan Williamsb94d5232015-05-19 22:54:31 -040071struct nvdimm;
72struct nvdimm_bus_descriptor;
73typedef int (*ndctl_fn)(struct nvdimm_bus_descriptor *nd_desc,
74 struct nvdimm *nvdimm, unsigned int cmd, void *buf,
Dan Williamsaef25332016-02-12 17:01:11 -080075 unsigned int buf_len, int *cmd_rc);
Dan Williamsb94d5232015-05-19 22:54:31 -040076
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100077struct device_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040078struct nvdimm_bus_descriptor {
Dan Williams45def222015-04-26 19:26:48 -040079 const struct attribute_group **attr_groups;
Jerry Hoemann7db5bb32017-06-30 20:53:24 -070080 unsigned long bus_dsm_mask;
Dan Williamse3654ec2016-04-28 16:17:07 -070081 unsigned long cmd_mask;
Dan Williamsbc9775d2016-07-21 20:03:19 -070082 struct module *module;
Dan Williamsb94d5232015-05-19 22:54:31 -040083 char *provider_name;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100084 struct device_node *of_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040085 ndctl_fn ndctl;
Dan Williams7ae0fa432016-02-19 12:16:34 -080086 int (*flush_probe)(struct nvdimm_bus_descriptor *nd_desc);
Dan Williams87bf5722016-02-22 21:50:31 -080087 int (*clear_to_send)(struct nvdimm_bus_descriptor *nd_desc,
Dave Jiangb3ed2ce2018-12-04 10:31:11 -080088 struct nvdimm *nvdimm, unsigned int cmd, void *data);
Dan Williamsb94d5232015-05-19 22:54:31 -040089};
90
Dan Williams62232e452015-06-08 14:27:06 -040091struct nd_cmd_desc {
92 int in_num;
93 int out_num;
94 u32 in_sizes[ND_CMD_MAX_ELEM];
95 int out_sizes[ND_CMD_MAX_ELEM];
96};
97
Dan Williamseaf96152015-05-01 13:11:27 -040098struct nd_interleave_set {
Dan Williamsc12c48c2017-06-04 10:59:15 +090099 /* v1.1 definition of the interleave-set-cookie algorithm */
100 u64 cookie1;
101 /* v1.2 definition of the interleave-set-cookie algorithm */
102 u64 cookie2;
Dan Williams86ef58a2017-02-28 18:32:48 -0800103 /* compatibility with initial buggy Linux implementation */
104 u64 altcookie;
Dan Williamsfaec6f8a2017-06-06 11:10:51 -0700105
106 guid_t type_guid;
Dan Williamseaf96152015-05-01 13:11:27 -0400107};
108
Dan Williams44c462e2016-09-19 16:38:50 -0700109struct nd_mapping_desc {
110 struct nvdimm *nvdimm;
111 u64 start;
112 u64 size;
Dan Williams401c0a12017-08-04 17:20:16 -0700113 int position;
Dan Williams44c462e2016-09-19 16:38:50 -0700114};
115
Dan Williams1f7df6f2015-06-09 20:13:14 -0400116struct nd_region_desc {
117 struct resource *res;
Dan Williams44c462e2016-09-19 16:38:50 -0700118 struct nd_mapping_desc *mapping;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400119 u16 num_mappings;
120 const struct attribute_group **attr_groups;
Dan Williamseaf96152015-05-01 13:11:27 -0400121 struct nd_interleave_set *nd_set;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400122 void *provider_data;
Vishal Verma5212e112015-06-25 04:20:32 -0400123 int num_lanes;
Toshi Kani41d7a6d2015-06-19 12:18:33 -0600124 int numa_node;
Dan Williams8fc5c732018-11-09 12:43:07 -0800125 int target_node;
Dan Williams004f1af2015-08-24 19:20:23 -0400126 unsigned long flags;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +1000127 struct device_node *of_node;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400128};
129
Dan Williams29b9aa02016-06-06 17:42:38 -0700130struct device;
131void *devm_nvdimm_memremap(struct device *dev, resource_size_t offset,
132 size_t size, unsigned long flags);
133static inline void __iomem *devm_nvdimm_ioremap(struct device *dev,
134 resource_size_t offset, size_t size)
135{
136 return (void __iomem *) devm_nvdimm_memremap(dev, offset, size, 0);
137}
138
Dan Williams62232e452015-06-08 14:27:06 -0400139struct nvdimm_bus;
Dan Williams3d880022015-05-31 15:02:11 -0400140struct module;
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400141struct device;
142struct nd_blk_region;
143struct nd_blk_region_desc {
144 int (*enable)(struct nvdimm_bus *nvdimm_bus, struct device *dev);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400145 int (*do_io)(struct nd_blk_region *ndbr, resource_size_t dpa,
146 void *iobuf, u64 len, int rw);
147 struct nd_region_desc ndr_desc;
148};
149
150static inline struct nd_blk_region_desc *to_blk_region_desc(
151 struct nd_region_desc *ndr_desc)
152{
153 return container_of(ndr_desc, struct nd_blk_region_desc, ndr_desc);
154
155}
156
Dave Jiangf2989392018-12-05 23:39:29 -0800157enum nvdimm_security_state {
Dan Williams1cb95e02019-01-08 15:34:52 -0800158 NVDIMM_SECURITY_ERROR = -1,
Dave Jiangf2989392018-12-05 23:39:29 -0800159 NVDIMM_SECURITY_DISABLED,
160 NVDIMM_SECURITY_UNLOCKED,
161 NVDIMM_SECURITY_LOCKED,
162 NVDIMM_SECURITY_FROZEN,
163 NVDIMM_SECURITY_OVERWRITE,
164};
165
Dave Jiang4c6926a2018-12-06 12:40:01 -0800166#define NVDIMM_PASSPHRASE_LEN 32
167#define NVDIMM_KEY_DESC_LEN 22
168
169struct nvdimm_key_data {
170 u8 data[NVDIMM_PASSPHRASE_LEN];
171};
172
Dave Jiang89fa9d82018-12-10 10:53:22 -0700173enum nvdimm_passphrase_type {
174 NVDIMM_USER,
175 NVDIMM_MASTER,
176};
177
Dave Jiangf2989392018-12-05 23:39:29 -0800178struct nvdimm_security_ops {
Dave Jiang89fa9d82018-12-10 10:53:22 -0700179 enum nvdimm_security_state (*state)(struct nvdimm *nvdimm,
180 enum nvdimm_passphrase_type pass_type);
Dave Jiang37833fb2018-12-06 09:14:08 -0800181 int (*freeze)(struct nvdimm *nvdimm);
Dave Jiang4c6926a2018-12-06 12:40:01 -0800182 int (*change_key)(struct nvdimm *nvdimm,
183 const struct nvdimm_key_data *old_data,
Dave Jiang89fa9d82018-12-10 10:53:22 -0700184 const struct nvdimm_key_data *new_data,
185 enum nvdimm_passphrase_type pass_type);
Dave Jiang4c6926a2018-12-06 12:40:01 -0800186 int (*unlock)(struct nvdimm *nvdimm,
187 const struct nvdimm_key_data *key_data);
Dave Jiang03b65b22018-12-07 10:33:30 -0700188 int (*disable)(struct nvdimm *nvdimm,
189 const struct nvdimm_key_data *key_data);
Dave Jiang64e77c82018-12-07 14:02:12 -0700190 int (*erase)(struct nvdimm *nvdimm,
Dave Jiang89fa9d82018-12-10 10:53:22 -0700191 const struct nvdimm_key_data *key_data,
192 enum nvdimm_passphrase_type pass_type);
Dave Jiang7d988092018-12-13 15:36:18 -0700193 int (*overwrite)(struct nvdimm *nvdimm,
194 const struct nvdimm_key_data *key_data);
195 int (*query_overwrite)(struct nvdimm *nvdimm);
Dave Jiangf2989392018-12-05 23:39:29 -0800196};
197
Dave Jiangaa9ad442017-08-23 12:48:26 -0700198void badrange_init(struct badrange *badrange);
199int badrange_add(struct badrange *badrange, u64 addr, u64 length);
200void badrange_forget(struct badrange *badrange, phys_addr_t start,
201 unsigned int len);
202int nvdimm_bus_add_badrange(struct nvdimm_bus *nvdimm_bus, u64 addr,
203 u64 length);
Dan Williamsbc9775d2016-07-21 20:03:19 -0700204struct nvdimm_bus *nvdimm_bus_register(struct device *parent,
205 struct nvdimm_bus_descriptor *nfit_desc);
Dan Williamsb94d5232015-05-19 22:54:31 -0400206void nvdimm_bus_unregister(struct nvdimm_bus *nvdimm_bus);
Dan Williams45def222015-04-26 19:26:48 -0400207struct nvdimm_bus *to_nvdimm_bus(struct device *dev);
Dave Jiangf2989392018-12-05 23:39:29 -0800208struct nvdimm_bus *nvdimm_to_bus(struct nvdimm *nvdimm);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400209struct nvdimm *to_nvdimm(struct device *dev);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400210struct nd_region *to_nd_region(struct device *dev);
Dan Williams243f29f2018-04-02 13:14:25 -0700211struct device *nd_region_dev(struct nd_region *nd_region);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400212struct nd_blk_region *to_nd_blk_region(struct device *dev);
Dan Williams45def222015-04-26 19:26:48 -0400213struct nvdimm_bus_descriptor *to_nd_desc(struct nvdimm_bus *nvdimm_bus);
Vishal Verma37b137f2016-07-23 21:51:42 -0700214struct device *to_nvdimm_bus_dev(struct nvdimm_bus *nvdimm_bus);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400215const char *nvdimm_name(struct nvdimm *nvdimm);
Dan Williamsba9c8dd2016-08-22 19:28:37 -0700216struct kobject *nvdimm_kobj(struct nvdimm *nvdimm);
Dan Williamse3654ec2016-04-28 16:17:07 -0700217unsigned long nvdimm_cmd_mask(struct nvdimm *nvdimm);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400218void *nvdimm_provider_data(struct nvdimm *nvdimm);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800219struct nvdimm *__nvdimm_create(struct nvdimm_bus *nvdimm_bus,
220 void *provider_data, const struct attribute_group **groups,
221 unsigned long flags, unsigned long cmd_mask, int num_flush,
Dave Jiangf2989392018-12-05 23:39:29 -0800222 struct resource *flush_wpq, const char *dimm_id,
223 const struct nvdimm_security_ops *sec_ops);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800224static inline struct nvdimm *nvdimm_create(struct nvdimm_bus *nvdimm_bus,
225 void *provider_data, const struct attribute_group **groups,
226 unsigned long flags, unsigned long cmd_mask, int num_flush,
227 struct resource *flush_wpq)
228{
229 return __nvdimm_create(nvdimm_bus, provider_data, groups, flags,
Dave Jiangf2989392018-12-05 23:39:29 -0800230 cmd_mask, num_flush, flush_wpq, NULL, NULL);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800231}
232
Dan Williams62232e452015-06-08 14:27:06 -0400233const struct nd_cmd_desc *nd_cmd_dimm_desc(int cmd);
234const struct nd_cmd_desc *nd_cmd_bus_desc(int cmd);
235u32 nd_cmd_in_size(struct nvdimm *nvdimm, int cmd,
236 const struct nd_cmd_desc *desc, int idx, void *buf);
237u32 nd_cmd_out_size(struct nvdimm *nvdimm, int cmd,
238 const struct nd_cmd_desc *desc, int idx, const u32 *in_field,
Dan Williamsefda1b5d2016-12-06 09:10:12 -0800239 const u32 *out_field, unsigned long remainder);
Dan Williams4d88a972015-05-31 14:41:48 -0400240int nvdimm_bus_check_dimm_count(struct nvdimm_bus *nvdimm_bus, int dimm_count);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400241struct nd_region *nvdimm_pmem_region_create(struct nvdimm_bus *nvdimm_bus,
242 struct nd_region_desc *ndr_desc);
243struct nd_region *nvdimm_blk_region_create(struct nvdimm_bus *nvdimm_bus,
244 struct nd_region_desc *ndr_desc);
245struct nd_region *nvdimm_volatile_region_create(struct nvdimm_bus *nvdimm_bus,
246 struct nd_region_desc *ndr_desc);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400247void *nd_region_provider_data(struct nd_region *nd_region);
248void *nd_blk_region_provider_data(struct nd_blk_region *ndbr);
249void nd_blk_region_set_provider_data(struct nd_blk_region *ndbr, void *data);
250struct nvdimm *nd_blk_region_to_dimm(struct nd_blk_region *ndbr);
Dan Williamsca6a4652017-01-13 20:36:58 -0800251unsigned long nd_blk_memremap_flags(struct nd_blk_region *ndbr);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400252unsigned int nd_region_acquire_lane(struct nd_region *nd_region);
253void nd_region_release_lane(struct nd_region *nd_region, unsigned int lane);
Dan Williamseaf96152015-05-01 13:11:27 -0400254u64 nd_fletcher64(void *addr, size_t len, bool le);
Dan Williamsf284a4f2016-07-07 19:44:50 -0700255void nvdimm_flush(struct nd_region *nd_region);
256int nvdimm_has_flush(struct nd_region *nd_region);
Dan Williams0b277962017-06-09 09:46:50 -0700257int nvdimm_has_cache(struct nd_region *nd_region);
Dave Jiang7d988092018-12-13 15:36:18 -0700258int nvdimm_in_overwrite(struct nvdimm *nvdimm);
Robin Murphy5deb67f2017-08-31 12:27:09 +0100259
Dave Jiangf2989392018-12-05 23:39:29 -0800260static inline int nvdimm_ctl(struct nvdimm *nvdimm, unsigned int cmd, void *buf,
261 unsigned int buf_len, int *cmd_rc)
262{
263 struct nvdimm_bus *nvdimm_bus = nvdimm_to_bus(nvdimm);
264 struct nvdimm_bus_descriptor *nd_desc = to_nd_desc(nvdimm_bus);
265
266 return nd_desc->ndctl(nd_desc, nvdimm, cmd, buf, buf_len, cmd_rc);
267}
268
Robin Murphy5deb67f2017-08-31 12:27:09 +0100269#ifdef CONFIG_ARCH_HAS_PMEM_API
270#define ARCH_MEMREMAP_PMEM MEMREMAP_WB
271void arch_wb_cache_pmem(void *addr, size_t size);
272void arch_invalidate_pmem(void *addr, size_t size);
273#else
274#define ARCH_MEMREMAP_PMEM MEMREMAP_WT
275static inline void arch_wb_cache_pmem(void *addr, size_t size)
276{
277}
278static inline void arch_invalidate_pmem(void *addr, size_t size)
279{
280}
281#endif
282
Dan Williamsb94d5232015-05-19 22:54:31 -0400283#endif /* __LIBNVDIMM_H__ */