blob: de6ada739121af98d1b5009aab89906934d60eac [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Russell Kinga09e64f2008-08-05 16:14:15 +01002/*
Russell Kinga09e64f2008-08-05 16:14:15 +01003 * Copyright (C) 2006 Micron Technology Inc.
Russell Kinga09e64f2008-08-05 16:14:15 +01004 */
5
Afzal Mohammedbc3668e2012-09-29 12:26:13 +05306#ifndef _MTD_NAND_OMAP2_H
7#define _MTD_NAND_OMAP2_H
8
Russell Kinga09e64f2008-08-05 16:14:15 +01009#include <linux/mtd/partitions.h>
10
Afzal Mohammed2fdf0c92012-10-04 15:49:04 +053011#define GPMC_BCH_NUM_REMAINDER 8
12
Sukumar Ghorai1b0b323c2011-01-28 15:42:04 +053013enum nand_io {
14 NAND_OMAP_PREFETCH_POLLED = 0, /* prefetch polled mode, default */
15 NAND_OMAP_POLLED, /* polled mode, without prefetch */
Sukumar Ghorai4e070372011-01-28 15:42:06 +053016 NAND_OMAP_PREFETCH_DMA, /* prefetch enabled sDMA mode */
17 NAND_OMAP_PREFETCH_IRQ /* prefetch enabled irq mode */
Sukumar Ghorai1b0b323c2011-01-28 15:42:04 +053018};
19
Afzal Mohammedbc3668e2012-09-29 12:26:13 +053020enum omap_ecc {
Roger Quadros7d5929c2014-08-25 16:15:32 -070021 /*
22 * 1-bit ECC: calculation and correction by SW
23 * ECC stored at end of spare area
24 */
25 OMAP_ECC_HAM1_CODE_SW = 0,
26
27 /*
28 * 1-bit ECC: calculation by GPMC, Error detection by Software
29 * ECC layout compatible with ROM code layout
30 */
31 OMAP_ECC_HAM1_CODE_HW,
Pekon Guptaac65caf52013-10-24 18:20:17 +053032 /* 4-bit ECC calculation by GPMC, Error detection by Software */
33 OMAP_ECC_BCH4_CODE_HW_DETECTION_SW,
34 /* 4-bit ECC calculation by GPMC, Error detection by ELM */
35 OMAP_ECC_BCH4_CODE_HW,
36 /* 8-bit ECC calculation by GPMC, Error detection by Software */
37 OMAP_ECC_BCH8_CODE_HW_DETECTION_SW,
38 /* 8-bit ECC calculation by GPMC, Error detection by ELM */
39 OMAP_ECC_BCH8_CODE_HW,
pekon gupta27c9fd62014-05-19 13:24:39 +053040 /* 16-bit ECC calculation by GPMC, Error detection by ELM */
41 OMAP_ECC_BCH16_CODE_HW,
Afzal Mohammedbc3668e2012-09-29 12:26:13 +053042};
43
44struct gpmc_nand_regs {
Afzal Mohammedbc3668e2012-09-29 12:26:13 +053045 void __iomem *gpmc_nand_command;
46 void __iomem *gpmc_nand_address;
47 void __iomem *gpmc_nand_data;
48 void __iomem *gpmc_prefetch_config1;
49 void __iomem *gpmc_prefetch_config2;
50 void __iomem *gpmc_prefetch_control;
51 void __iomem *gpmc_prefetch_status;
52 void __iomem *gpmc_ecc_config;
53 void __iomem *gpmc_ecc_control;
54 void __iomem *gpmc_ecc_size_config;
55 void __iomem *gpmc_ecc1_result;
Afzal Mohammed2fdf0c92012-10-04 15:49:04 +053056 void __iomem *gpmc_bch_result0[GPMC_BCH_NUM_REMAINDER];
57 void __iomem *gpmc_bch_result1[GPMC_BCH_NUM_REMAINDER];
58 void __iomem *gpmc_bch_result2[GPMC_BCH_NUM_REMAINDER];
59 void __iomem *gpmc_bch_result3[GPMC_BCH_NUM_REMAINDER];
pekon gupta27c9fd62014-05-19 13:24:39 +053060 void __iomem *gpmc_bch_result4[GPMC_BCH_NUM_REMAINDER];
61 void __iomem *gpmc_bch_result5[GPMC_BCH_NUM_REMAINDER];
62 void __iomem *gpmc_bch_result6[GPMC_BCH_NUM_REMAINDER];
Afzal Mohammedbc3668e2012-09-29 12:26:13 +053063};
stanley.miao562468b2010-04-20 06:33:26 +000064#endif