blob: 45e0c6e88cab706cf873b8dffae0ad0ebbecc695 [file] [log] [blame]
Thomas Gleixner84e56532019-05-28 09:57:17 -07001// SPDX-License-Identifier: GPL-2.0-only
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +08002/*
3 * at91sam9263ek.dts - Device Tree file for Atmel at91sam9263 reference board
4 *
5 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +08006 */
7/dts-v1/;
Jean-Christophe PLAGNIOL-VILLARD6db64d22013-05-15 01:21:50 +08008#include "at91sam9263.dtsi"
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +08009
10/ {
11 model = "Atmel at91sam9263ek";
12 compatible = "atmel,at91sam9263ek", "atmel,at91sam9263", "atmel,at91sam9";
13
14 chosen {
Alexandre Belloni11cfbde42015-06-03 14:24:08 +020015 bootargs = "mem=64M root=/dev/mtdblock5 rw rootfstype=ubifs";
16 stdout-path = "serial0:115200n8";
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +080017 };
18
19 memory {
20 reg = <0x20000000 0x4000000>;
21 };
22
23 clocks {
Alexandre Bellonic8b41e02014-06-24 08:21:46 +020024 slow_xtal {
25 clock-frequency = <32768>;
26 };
27
28 main_xtal {
29 clock-frequency = <16367660>;
30 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +080031 };
32
33 ahb {
34 apb {
35 dbgu: serial@ffffee00 {
36 status = "okay";
37 };
38
Alexandre Belloni50567ee2016-06-08 18:12:31 +020039 tcb0: timer@fff7c000 {
40 timer@0 {
41 compatible = "atmel,tcb-timer";
42 reg = <0>, <1>;
43 };
44
45 timer@2 {
46 compatible = "atmel,tcb-timer";
47 reg = <2>;
48 };
49 };
50
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +080051 usart0: serial@fff8c000 {
Jean-Christophe PLAGNIOL-VILLARDc58c0c52012-11-19 07:30:01 +080052 pinctrl-0 = <
53 &pinctrl_usart0
54 &pinctrl_usart0_rts
55 &pinctrl_usart0_cts>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +080056 status = "okay";
57 };
58
59 macb0: ethernet@fffbc000 {
60 phy-mode = "rmii";
61 status = "okay";
62 };
63
64 usb1: gadget@fff78000 {
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +080065 atmel,vbus-gpio = <&pioA 25 GPIO_ACTIVE_HIGH>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +080066 status = "okay";
67 };
Ludovic Desroches4134a452012-11-19 12:24:02 +010068
69 mmc0: mmc@fff80000 {
Jean-Christophe PLAGNIOL-VILLARD199e2ed2012-11-20 00:38:18 +080070 pinctrl-0 = <
71 &pinctrl_board_mmc0
72 &pinctrl_mmc0_clk
73 &pinctrl_mmc0_slot0_cmd_dat0
74 &pinctrl_mmc0_slot0_dat1_3>;
Ludovic Desroches4134a452012-11-19 12:24:02 +010075 status = "okay";
76 slot@0 {
77 reg = <0>;
78 bus-width = <4>;
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +080079 cd-gpios = <&pioE 18 GPIO_ACTIVE_HIGH>;
80 wp-gpios = <&pioE 19 GPIO_ACTIVE_HIGH>;
Ludovic Desroches4134a452012-11-19 12:24:02 +010081 };
82 };
Jean-Christophe PLAGNIOL-VILLARD199e2ed2012-11-20 00:38:18 +080083
84 pinctrl@fffff200 {
85 mmc0 {
86 pinctrl_board_mmc0: mmc0-board {
87 atmel,pins =
Jean-Christophe PLAGNIOL-VILLARDc9d0f312013-04-24 08:34:25 +080088 <AT91_PIOE 18 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP_DEGLITCH /* PE18 gpio CD pin pull up and deglitch */
89 AT91_PIOE 19 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>; /* PE19 gpio WP pin pull up */
Jean-Christophe PLAGNIOL-VILLARD199e2ed2012-11-20 00:38:18 +080090 };
91 };
92 };
Richard Genoudb6811e92013-04-03 14:03:05 +080093
94 spi0: spi@fffa4000 {
95 status = "okay";
96 cs-gpios = <&pioA 5 0>, <0>, <0>, <0>;
97 mtd_dataflash@0 {
98 compatible = "atmel,at45", "atmel,dataflash";
99 spi-max-frequency = <50000000>;
100 reg = <0>;
101 };
102 };
Wenyou Yangc77bcef2013-05-31 11:11:33 +0800103
104 watchdog@fffffd40 {
105 status = "okay";
106 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800107 };
108
Mathieu Malaterreed4ced02017-12-15 13:46:26 +0100109 fb0: fb@700000 {
Jean-Christophe PLAGNIOL-VILLARD510e3782013-03-29 05:09:00 +0800110 display = <&display0>;
111 status = "okay";
112
113 display0: display {
114 bits-per-pixel = <16>;
115 atmel,lcdcon-backlight;
116 atmel,dmacon = <0x1>;
117 atmel,lcdcon2 = <0x80008002>;
118 atmel,guard-time = <1>;
119
120 display-timings {
121 native-mode = <&timing0>;
122 timing0: timing0 {
123 clock-frequency = <4965000>;
124 hactive = <240>;
125 vactive = <320>;
126 hback-porch = <1>;
127 hfront-porch = <33>;
128 vback-porch = <1>;
129 vfront-porch = <0>;
130 hsync-len = <5>;
131 vsync-len = <1>;
132 hsync-active = <1>;
133 vsync-active = <1>;
134 };
135 };
136 };
137 };
138
Boris Brezillon1004a292017-05-30 11:20:53 +0200139 ebi0: ebi@10000000 {
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800140 status = "okay";
141
Boris Brezillon1004a292017-05-30 11:20:53 +0200142 nand_controller: nand-controller {
143 status = "okay";
144 pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
145 pinctrl-names = "default";
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800146
Boris Brezillon1004a292017-05-30 11:20:53 +0200147 nand@3 {
148 reg = <0x3 0x0 0x800000>;
149 rb-gpios = <&pioA 22 GPIO_ACTIVE_HIGH>;
150 cs-gpios = <&pioA 15 GPIO_ACTIVE_HIGH>;
151 nand-bus-width = <8>;
152 nand-ecc-mode = "soft";
153 nand-on-flash-bbt;
154 label = "atmel_nand";
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800155
Boris Brezillon1004a292017-05-30 11:20:53 +0200156 partitions {
157 compatible = "fixed-partitions";
158 #address-cells = <1>;
159 #size-cells = <1>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800160
Boris Brezillon1004a292017-05-30 11:20:53 +0200161 at91bootstrap@0 {
162 label = "at91bootstrap";
163 reg = <0x0 0x20000>;
164 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800165
Boris Brezillon1004a292017-05-30 11:20:53 +0200166 barebox@20000 {
167 label = "barebox";
168 reg = <0x20000 0x40000>;
169 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800170
Boris Brezillon1004a292017-05-30 11:20:53 +0200171 bareboxenv@60000 {
172 label = "bareboxenv";
173 reg = <0x60000 0x20000>;
174 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800175
Boris Brezillon1004a292017-05-30 11:20:53 +0200176 bareboxenv2@80000 {
177 label = "bareboxenv2";
178 reg = <0x80000 0x20000>;
179 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800180
Boris Brezillon1004a292017-05-30 11:20:53 +0200181 oftree@80000 {
182 label = "oftree";
183 reg = <0xa0000 0x20000>;
184 };
185
186 kernel@a0000 {
187 label = "kernel";
188 reg = <0xc0000 0x400000>;
189 };
190
191 rootfs@4a0000 {
192 label = "rootfs";
193 reg = <0x4c0000 0x7800000>;
194 };
195
196 data@7ca0000 {
197 label = "data";
198 reg = <0x7cc0000 0x8340000>;
199 };
200 };
201 };
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800202 };
203 };
204
Rob Herring8dccafa2017-10-13 12:54:51 -0500205 usb0: ohci@a00000 {
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800206 num-ports = <2>;
207 status = "okay";
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +0800208 atmel,vbus-gpio = <&pioA 24 GPIO_ACTIVE_HIGH
209 &pioA 21 GPIO_ACTIVE_HIGH
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800210 >;
211 };
212 };
213
214 leds {
215 compatible = "gpio-leds";
216
217 d3 {
218 label = "d3";
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +0800219 gpios = <&pioB 7 GPIO_ACTIVE_HIGH>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800220 linux,default-trigger = "heartbeat";
221 };
222
223 d2 {
224 label = "d2";
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +0800225 gpios = <&pioC 29 GPIO_ACTIVE_LOW>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800226 linux,default-trigger = "nand-disk";
227 };
228 };
229
230 gpio_keys {
231 compatible = "gpio-keys";
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800232
233 left_click {
234 label = "left_click";
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +0800235 gpios = <&pioC 5 GPIO_ACTIVE_LOW>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800236 linux,code = <272>;
Sudeep Holla67ae8b92015-10-21 11:10:07 +0100237 wakeup-source;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800238 };
239
240 right_click {
241 label = "right_click";
Jean-Christophe PLAGNIOL-VILLARD92f86292013-04-24 08:34:25 +0800242 gpios = <&pioC 4 GPIO_ACTIVE_LOW>;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800243 linux,code = <273>;
Sudeep Holla67ae8b92015-10-21 11:10:07 +0100244 wakeup-source;
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800245 };
246 };
247
Alexandre Bellonie152e3f2016-07-14 16:58:11 +0200248 i2c-gpio-0 {
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800249 status = "okay";
250
251 24c512@50 {
Bartosz Golaszewski6fa65ed2018-01-24 22:29:09 +0100252 compatible = "atmel,24c512";
Jean-Christophe PLAGNIOL-VILLARD39f31cd2012-02-26 19:12:43 +0800253 reg = <0x50>;
254 pagesize = <128>;
255 };
256 };
257};