blob: 3ee684b71006f24c37a72911a5dd571665ebb29d [file] [log] [blame]
Thomas Gleixner2874c5f2019-05-27 08:55:01 +02001// SPDX-License-Identifier: GPL-2.0-or-later
Daniel Mack52939c02009-11-21 20:17:18 +01002/*
Uwe Kleine-König27ad4bf2011-03-17 09:40:29 +01003 * MX31 CPU type detection
Daniel Mack52939c02009-11-21 20:17:18 +01004 *
5 * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
Daniel Mack52939c02009-11-21 20:17:18 +01006 */
7
8#include <linux/module.h>
9#include <linux/io.h>
Shawn Guoe3372472012-09-13 21:01:00 +080010
11#include "common.h"
Shawn Guo50f2de62012-09-14 14:14:45 +080012#include "hardware.h"
Shawn Guo17c342a2012-09-13 21:18:39 +080013#include "iim.h"
Daniel Mack52939c02009-11-21 20:17:18 +010014
Jason Liuab116a82011-08-26 13:35:21 +080015static int mx31_cpu_rev = -1;
Daniel Mack52939c02009-11-21 20:17:18 +010016
Uwe Kleine-König27ad4bf2011-03-17 09:40:29 +010017static struct {
Daniel Mack52939c02009-11-21 20:17:18 +010018 u8 srev;
19 const char *name;
Daniel Mack52939c02009-11-21 20:17:18 +010020 unsigned int rev;
Jason Liuab116a82011-08-26 13:35:21 +080021} mx31_cpu_type[] = {
22 { .srev = 0x00, .name = "i.MX31(L)", .rev = IMX_CHIP_REVISION_1_0 },
23 { .srev = 0x10, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_1 },
24 { .srev = 0x11, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_1 },
25 { .srev = 0x12, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_1 },
26 { .srev = 0x13, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_1 },
27 { .srev = 0x14, .name = "i.MX31", .rev = IMX_CHIP_REVISION_1_2 },
28 { .srev = 0x15, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_1_2 },
29 { .srev = 0x28, .name = "i.MX31", .rev = IMX_CHIP_REVISION_2_0 },
30 { .srev = 0x29, .name = "i.MX31L", .rev = IMX_CHIP_REVISION_2_0 },
Daniel Mack52939c02009-11-21 20:17:18 +010031};
32
Jason Liuab116a82011-08-26 13:35:21 +080033static int mx31_read_cpu_rev(void)
Daniel Mack52939c02009-11-21 20:17:18 +010034{
35 u32 i, srev;
36
37 /* read SREV register from IIM module */
Johannes Bergc5531382016-01-27 17:59:35 +010038 srev = imx_readl(MX31_IO_ADDRESS(MX31_IIM_BASE_ADDR + MXC_IIMSREV));
Jason Liuab116a82011-08-26 13:35:21 +080039 srev &= 0xff;
Daniel Mack52939c02009-11-21 20:17:18 +010040
41 for (i = 0; i < ARRAY_SIZE(mx31_cpu_type); i++)
42 if (srev == mx31_cpu_type[i].srev) {
Jason Liuab116a82011-08-26 13:35:21 +080043 imx_print_silicon_rev(mx31_cpu_type[i].name,
44 mx31_cpu_type[i].rev);
45 return mx31_cpu_type[i].rev;
Daniel Mack52939c02009-11-21 20:17:18 +010046 }
47
Jason Liuab116a82011-08-26 13:35:21 +080048 imx_print_silicon_rev("i.MX31", IMX_CHIP_REVISION_UNKNOWN);
49 return IMX_CHIP_REVISION_UNKNOWN;
Daniel Mack52939c02009-11-21 20:17:18 +010050}
Jason Liuab116a82011-08-26 13:35:21 +080051
52int mx31_revision(void)
53{
54 if (mx31_cpu_rev == -1)
55 mx31_cpu_rev = mx31_read_cpu_rev();
56
57 return mx31_cpu_rev;
58}
59EXPORT_SYMBOL(mx31_revision);