blob: c347d4bafe18bb7ed537c314b3a1b3c4c4994b52 [file] [log] [blame]
aliguori244ab902009-02-05 21:23:50 +00001/*
2 * DMA helper functions
3 *
4 * Copyright (c) 2009 Red Hat
5 *
6 * This work is licensed under the terms of the GNU General Public License
7 * (GNU GPL), version 2 or later.
8 */
9
Paolo Bonzini9c17d612012-12-17 18:20:04 +010010#include "sysemu/dma.h"
Kevin Wolfc57c4652011-11-24 06:15:28 -050011#include "trace.h"
Paolo Bonzini1de7afc2012-12-17 18:20:00 +010012#include "qemu/range.h"
13#include "qemu/thread.h"
Alex Bligh6a1751b2013-08-21 16:02:47 +010014#include "qemu/main-loop.h"
aliguori244ab902009-02-05 21:23:50 +000015
David Gibsone5332e62012-06-27 14:50:43 +100016/* #define DEBUG_IOMMU */
17
Paolo Bonzinidf32fd12013-04-10 18:15:49 +020018int dma_memory_set(AddressSpace *as, dma_addr_t addr, uint8_t c, dma_addr_t len)
David Gibsond86a77f2012-06-27 14:50:38 +100019{
Paolo Bonzinidf32fd12013-04-10 18:15:49 +020020 dma_barrier(as, DMA_DIRECTION_FROM_DEVICE);
Paolo Bonzini24addbc2013-04-10 17:49:04 +020021
David Gibsond86a77f2012-06-27 14:50:38 +100022#define FILLBUF_SIZE 512
23 uint8_t fillbuf[FILLBUF_SIZE];
24 int l;
Paolo Bonzini24addbc2013-04-10 17:49:04 +020025 bool error = false;
David Gibsond86a77f2012-06-27 14:50:38 +100026
27 memset(fillbuf, c, FILLBUF_SIZE);
28 while (len > 0) {
29 l = len < FILLBUF_SIZE ? len : FILLBUF_SIZE;
Paolo Bonzini24addbc2013-04-10 17:49:04 +020030 error |= address_space_rw(as, addr, fillbuf, l, true);
Benjamin Herrenschmidtbc9b78d2012-08-14 17:41:47 +100031 len -= l;
32 addr += l;
David Gibsond86a77f2012-06-27 14:50:38 +100033 }
David Gibsone5332e62012-06-27 14:50:43 +100034
Paolo Bonzini24addbc2013-04-10 17:49:04 +020035 return error;
David Gibsond86a77f2012-06-27 14:50:38 +100036}
37
Paolo Bonzinif487b672013-06-03 14:17:19 +020038void qemu_sglist_init(QEMUSGList *qsg, DeviceState *dev, int alloc_hint,
39 AddressSpace *as)
aliguori244ab902009-02-05 21:23:50 +000040{
Anthony Liguori7267c092011-08-20 22:09:37 -050041 qsg->sg = g_malloc(alloc_hint * sizeof(ScatterGatherEntry));
aliguori244ab902009-02-05 21:23:50 +000042 qsg->nsg = 0;
43 qsg->nalloc = alloc_hint;
44 qsg->size = 0;
Paolo Bonzinidf32fd12013-04-10 18:15:49 +020045 qsg->as = as;
Paolo Bonzinif487b672013-06-03 14:17:19 +020046 qsg->dev = dev;
47 object_ref(OBJECT(dev));
aliguori244ab902009-02-05 21:23:50 +000048}
49
David Gibsond3231182011-10-31 17:06:46 +110050void qemu_sglist_add(QEMUSGList *qsg, dma_addr_t base, dma_addr_t len)
aliguori244ab902009-02-05 21:23:50 +000051{
52 if (qsg->nsg == qsg->nalloc) {
53 qsg->nalloc = 2 * qsg->nalloc + 1;
Anthony Liguori7267c092011-08-20 22:09:37 -050054 qsg->sg = g_realloc(qsg->sg, qsg->nalloc * sizeof(ScatterGatherEntry));
aliguori244ab902009-02-05 21:23:50 +000055 }
56 qsg->sg[qsg->nsg].base = base;
57 qsg->sg[qsg->nsg].len = len;
58 qsg->size += len;
59 ++qsg->nsg;
60}
61
62void qemu_sglist_destroy(QEMUSGList *qsg)
63{
Paolo Bonzinif487b672013-06-03 14:17:19 +020064 object_unref(OBJECT(qsg->dev));
Anthony Liguori7267c092011-08-20 22:09:37 -050065 g_free(qsg->sg);
Jason Baronea8d82a2012-08-03 15:57:10 -040066 memset(qsg, 0, sizeof(*qsg));
aliguori244ab902009-02-05 21:23:50 +000067}
68
aliguori59a703e2009-02-05 21:23:58 +000069typedef struct {
Markus Armbruster7c84b1b2014-10-07 13:59:14 +020070 BlockAIOCB common;
aliguori59a703e2009-02-05 21:23:58 +000071 BlockDriverState *bs;
Markus Armbruster7c84b1b2014-10-07 13:59:14 +020072 BlockAIOCB *acb;
aliguori59a703e2009-02-05 21:23:58 +000073 QEMUSGList *sg;
74 uint64_t sector_num;
David Gibson43cf8ae2012-03-27 13:42:23 +110075 DMADirection dir;
aliguori59a703e2009-02-05 21:23:58 +000076 int sg_cur_index;
David Gibsond3231182011-10-31 17:06:46 +110077 dma_addr_t sg_cur_byte;
aliguori59a703e2009-02-05 21:23:58 +000078 QEMUIOVector iov;
79 QEMUBH *bh;
Christoph Hellwigcb144cc2011-05-19 10:57:59 +020080 DMAIOFunc *io_func;
aliguori37b78422009-03-20 18:26:16 +000081} DMAAIOCB;
aliguori59a703e2009-02-05 21:23:58 +000082
83static void dma_bdrv_cb(void *opaque, int ret);
84
85static void reschedule_dma(void *opaque)
86{
aliguori37b78422009-03-20 18:26:16 +000087 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
aliguori59a703e2009-02-05 21:23:58 +000088
89 qemu_bh_delete(dbs->bh);
90 dbs->bh = NULL;
Paolo Bonzinic3adb5b2011-09-16 16:40:02 +020091 dma_bdrv_cb(dbs, 0);
aliguori59a703e2009-02-05 21:23:58 +000092}
93
94static void continue_after_map_failure(void *opaque)
95{
aliguori37b78422009-03-20 18:26:16 +000096 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
aliguori59a703e2009-02-05 21:23:58 +000097
98 dbs->bh = qemu_bh_new(reschedule_dma, dbs);
99 qemu_bh_schedule(dbs->bh);
100}
101
aliguori7403b142009-03-28 16:11:25 +0000102static void dma_bdrv_unmap(DMAAIOCB *dbs)
aliguori59a703e2009-02-05 21:23:58 +0000103{
aliguori59a703e2009-02-05 21:23:58 +0000104 int i;
105
aliguori59a703e2009-02-05 21:23:58 +0000106 for (i = 0; i < dbs->iov.niov; ++i) {
Paolo Bonzinidf32fd12013-04-10 18:15:49 +0200107 dma_memory_unmap(dbs->sg->as, dbs->iov.iov[i].iov_base,
David Gibsonc65bcef2012-06-27 14:50:40 +1000108 dbs->iov.iov[i].iov_len, dbs->dir,
109 dbs->iov.iov[i].iov_len);
aliguori59a703e2009-02-05 21:23:58 +0000110 }
Paolo Bonzinic3adb5b2011-09-16 16:40:02 +0200111 qemu_iovec_reset(&dbs->iov);
112}
113
114static void dma_complete(DMAAIOCB *dbs, int ret)
115{
Kevin Wolfc57c4652011-11-24 06:15:28 -0500116 trace_dma_complete(dbs, ret, dbs->common.cb);
117
Paolo Bonzinic3adb5b2011-09-16 16:40:02 +0200118 dma_bdrv_unmap(dbs);
119 if (dbs->common.cb) {
120 dbs->common.cb(dbs->common.opaque, ret);
121 }
122 qemu_iovec_destroy(&dbs->iov);
123 if (dbs->bh) {
124 qemu_bh_delete(dbs->bh);
125 dbs->bh = NULL;
126 }
Fam Zheng80074292014-09-11 13:41:28 +0800127 qemu_aio_unref(dbs);
aliguori7403b142009-03-28 16:11:25 +0000128}
129
blueswir1856ae5c2009-04-07 17:57:09 +0000130static void dma_bdrv_cb(void *opaque, int ret)
aliguori7403b142009-03-28 16:11:25 +0000131{
132 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
David Gibsonc65bcef2012-06-27 14:50:40 +1000133 dma_addr_t cur_addr, cur_len;
aliguori7403b142009-03-28 16:11:25 +0000134 void *mem;
135
Kevin Wolfc57c4652011-11-24 06:15:28 -0500136 trace_dma_bdrv_cb(dbs, ret);
137
aliguori7403b142009-03-28 16:11:25 +0000138 dbs->acb = NULL;
139 dbs->sector_num += dbs->iov.size / 512;
aliguori59a703e2009-02-05 21:23:58 +0000140
141 if (dbs->sg_cur_index == dbs->sg->nsg || ret < 0) {
Paolo Bonzinic3adb5b2011-09-16 16:40:02 +0200142 dma_complete(dbs, ret);
aliguori59a703e2009-02-05 21:23:58 +0000143 return;
144 }
Jules Wang9c132c72014-05-23 11:44:05 +0800145 dma_bdrv_unmap(dbs);
aliguori59a703e2009-02-05 21:23:58 +0000146
147 while (dbs->sg_cur_index < dbs->sg->nsg) {
148 cur_addr = dbs->sg->sg[dbs->sg_cur_index].base + dbs->sg_cur_byte;
149 cur_len = dbs->sg->sg[dbs->sg_cur_index].len - dbs->sg_cur_byte;
Paolo Bonzinidf32fd12013-04-10 18:15:49 +0200150 mem = dma_memory_map(dbs->sg->as, cur_addr, &cur_len, dbs->dir);
aliguori59a703e2009-02-05 21:23:58 +0000151 if (!mem)
152 break;
153 qemu_iovec_add(&dbs->iov, mem, cur_len);
154 dbs->sg_cur_byte += cur_len;
155 if (dbs->sg_cur_byte == dbs->sg->sg[dbs->sg_cur_index].len) {
156 dbs->sg_cur_byte = 0;
157 ++dbs->sg_cur_index;
158 }
159 }
160
161 if (dbs->iov.size == 0) {
Kevin Wolfc57c4652011-11-24 06:15:28 -0500162 trace_dma_map_wait(dbs);
aliguori59a703e2009-02-05 21:23:58 +0000163 cpu_register_map_client(dbs, continue_after_map_failure);
164 return;
165 }
166
Kevin Wolf58f423f2014-07-09 19:17:30 +0200167 if (dbs->iov.size & ~BDRV_SECTOR_MASK) {
168 qemu_iovec_discard_back(&dbs->iov, dbs->iov.size & ~BDRV_SECTOR_MASK);
169 }
170
Christoph Hellwigcb144cc2011-05-19 10:57:59 +0200171 dbs->acb = dbs->io_func(dbs->bs, dbs->sector_num, &dbs->iov,
172 dbs->iov.size / 512, dma_bdrv_cb, dbs);
Paolo Bonzini6bee44e2011-11-14 17:50:52 +0100173 assert(dbs->acb);
aliguori59a703e2009-02-05 21:23:58 +0000174}
175
Markus Armbruster7c84b1b2014-10-07 13:59:14 +0200176static void dma_aio_cancel(BlockAIOCB *acb)
Christoph Hellwigc16b5a22009-05-25 12:37:32 +0200177{
178 DMAAIOCB *dbs = container_of(acb, DMAAIOCB, common);
179
Kevin Wolfc57c4652011-11-24 06:15:28 -0500180 trace_dma_aio_cancel(dbs);
181
Christoph Hellwigc16b5a22009-05-25 12:37:32 +0200182 if (dbs->acb) {
Fam Zheng9bb9da42014-09-11 13:41:14 +0800183 bdrv_aio_cancel_async(dbs->acb);
Christoph Hellwigc16b5a22009-05-25 12:37:32 +0200184 }
185}
186
Fam Zheng9bb9da42014-09-11 13:41:14 +0800187
Stefan Hajnoczid7331be2012-10-31 16:34:37 +0100188static const AIOCBInfo dma_aiocb_info = {
Christoph Hellwigc16b5a22009-05-25 12:37:32 +0200189 .aiocb_size = sizeof(DMAAIOCB),
Fam Zheng9bb9da42014-09-11 13:41:14 +0800190 .cancel_async = dma_aio_cancel,
Christoph Hellwigc16b5a22009-05-25 12:37:32 +0200191};
192
Markus Armbruster7c84b1b2014-10-07 13:59:14 +0200193BlockAIOCB *dma_bdrv_io(
aliguori59a703e2009-02-05 21:23:58 +0000194 BlockDriverState *bs, QEMUSGList *sg, uint64_t sector_num,
Markus Armbruster097310b2014-10-07 13:59:15 +0200195 DMAIOFunc *io_func, BlockCompletionFunc *cb,
David Gibson43cf8ae2012-03-27 13:42:23 +1100196 void *opaque, DMADirection dir)
aliguori59a703e2009-02-05 21:23:58 +0000197{
Stefan Hajnoczid7331be2012-10-31 16:34:37 +0100198 DMAAIOCB *dbs = qemu_aio_get(&dma_aiocb_info, bs, cb, opaque);
aliguori59a703e2009-02-05 21:23:58 +0000199
David Gibson43cf8ae2012-03-27 13:42:23 +1100200 trace_dma_bdrv_io(dbs, bs, sector_num, (dir == DMA_DIRECTION_TO_DEVICE));
Kevin Wolfc57c4652011-11-24 06:15:28 -0500201
aliguori37b78422009-03-20 18:26:16 +0000202 dbs->acb = NULL;
aliguori59a703e2009-02-05 21:23:58 +0000203 dbs->bs = bs;
aliguori59a703e2009-02-05 21:23:58 +0000204 dbs->sg = sg;
205 dbs->sector_num = sector_num;
206 dbs->sg_cur_index = 0;
207 dbs->sg_cur_byte = 0;
David Gibson43cf8ae2012-03-27 13:42:23 +1100208 dbs->dir = dir;
Christoph Hellwigcb144cc2011-05-19 10:57:59 +0200209 dbs->io_func = io_func;
aliguori59a703e2009-02-05 21:23:58 +0000210 dbs->bh = NULL;
211 qemu_iovec_init(&dbs->iov, sg->nsg);
212 dma_bdrv_cb(dbs, 0);
aliguori37b78422009-03-20 18:26:16 +0000213 return &dbs->common;
aliguori59a703e2009-02-05 21:23:58 +0000214}
215
216
Markus Armbruster7c84b1b2014-10-07 13:59:14 +0200217BlockAIOCB *dma_bdrv_read(BlockDriverState *bs,
218 QEMUSGList *sg, uint64_t sector,
219 void (*cb)(void *opaque, int ret), void *opaque)
aliguori59a703e2009-02-05 21:23:58 +0000220{
David Gibson43cf8ae2012-03-27 13:42:23 +1100221 return dma_bdrv_io(bs, sg, sector, bdrv_aio_readv, cb, opaque,
222 DMA_DIRECTION_FROM_DEVICE);
aliguori59a703e2009-02-05 21:23:58 +0000223}
224
Markus Armbruster7c84b1b2014-10-07 13:59:14 +0200225BlockAIOCB *dma_bdrv_write(BlockDriverState *bs,
226 QEMUSGList *sg, uint64_t sector,
227 void (*cb)(void *opaque, int ret), void *opaque)
aliguori59a703e2009-02-05 21:23:58 +0000228{
David Gibson43cf8ae2012-03-27 13:42:23 +1100229 return dma_bdrv_io(bs, sg, sector, bdrv_aio_writev, cb, opaque,
230 DMA_DIRECTION_TO_DEVICE);
aliguori59a703e2009-02-05 21:23:58 +0000231}
Paolo Bonzini8171ee32011-07-06 08:02:14 +0200232
233
David Gibsonc65bcef2012-06-27 14:50:40 +1000234static uint64_t dma_buf_rw(uint8_t *ptr, int32_t len, QEMUSGList *sg,
235 DMADirection dir)
Paolo Bonzini8171ee32011-07-06 08:02:14 +0200236{
237 uint64_t resid;
238 int sg_cur_index;
239
240 resid = sg->size;
241 sg_cur_index = 0;
242 len = MIN(len, resid);
243 while (len > 0) {
244 ScatterGatherEntry entry = sg->sg[sg_cur_index++];
245 int32_t xfer = MIN(len, entry.len);
Paolo Bonzinidf32fd12013-04-10 18:15:49 +0200246 dma_memory_rw(sg->as, entry.base, ptr, xfer, dir);
Paolo Bonzini8171ee32011-07-06 08:02:14 +0200247 ptr += xfer;
248 len -= xfer;
249 resid -= xfer;
250 }
251
252 return resid;
253}
254
255uint64_t dma_buf_read(uint8_t *ptr, int32_t len, QEMUSGList *sg)
256{
David Gibsonc65bcef2012-06-27 14:50:40 +1000257 return dma_buf_rw(ptr, len, sg, DMA_DIRECTION_FROM_DEVICE);
Paolo Bonzini8171ee32011-07-06 08:02:14 +0200258}
259
260uint64_t dma_buf_write(uint8_t *ptr, int32_t len, QEMUSGList *sg)
261{
David Gibsonc65bcef2012-06-27 14:50:40 +1000262 return dma_buf_rw(ptr, len, sg, DMA_DIRECTION_TO_DEVICE);
Paolo Bonzini8171ee32011-07-06 08:02:14 +0200263}
Paolo Bonzini84a69352011-09-05 14:20:29 +0200264
265void dma_acct_start(BlockDriverState *bs, BlockAcctCookie *cookie,
266 QEMUSGList *sg, enum BlockAcctType type)
267{
BenoƮt Canet5366d0c2014-09-05 15:46:18 +0200268 block_acct_start(bdrv_get_stats(bs), cookie, sg->size, type);
Paolo Bonzini84a69352011-09-05 14:20:29 +0200269}