blob: ff84602fce811b522feec494351a27698f9cab97 [file] [log] [blame]
stepan5c3f1382007-02-06 19:47:50 +00001/*
uweb25f1ea2007-08-29 17:52:32 +00002 * This file is part of the flashrom project.
stepan5c3f1382007-02-06 19:47:50 +00003 *
uwe555dd972007-09-09 20:21:05 +00004 * Copyright (C) 2000 Silicon Integrated System Corporation
5 * Copyright (C) 2000 Ronald G. Minnich <rminnich@gmail.com>
stepan6d42c0f2009-08-12 09:27:45 +00006 * Copyright (C) 2005-2009 coresystems GmbH
hailfinger77c5d932009-06-15 12:10:57 +00007 * Copyright (C) 2006-2009 Carl-Daniel Hailfinger
stepan5c3f1382007-02-06 19:47:50 +00008 *
uweb25f1ea2007-08-29 17:52:32 +00009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
stepan5c3f1382007-02-06 19:47:50 +000013 *
uweb25f1ea2007-08-29 17:52:32 +000014 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
stepan5c3f1382007-02-06 19:47:50 +000018 *
uweb25f1ea2007-08-29 17:52:32 +000019 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
stepan5c3f1382007-02-06 19:47:50 +000022 */
23
rminnich8d3ff912003-10-25 17:01:29 +000024#ifndef __FLASH_H__
25#define __FLASH_H__ 1
26
ollie6a600992005-11-26 21:55:36 +000027#include <stdint.h>
hailfingerd43a4e32010-06-03 00:49:50 +000028#include <stddef.h>
hailfinger088dc812009-12-14 03:32:24 +000029#include "hwaccess.h"
oxygene3ad3b332010-01-06 22:14:39 +000030#ifdef _WIN32
31#include <windows.h>
32#undef min
33#undef max
34#endif
hailfingere1f062f2008-05-22 13:22:45 +000035
hailfinger82719632009-05-16 21:22:56 +000036typedef unsigned long chipaddr;
37
hailfingerdc6f7972010-02-14 01:20:28 +000038int register_shutdown(void (*function) (void *data), void *data);
uweabe92a52009-05-16 22:36:00 +000039void *programmer_map_flash_region(const char *descr, unsigned long phys_addr,
40 size_t len);
41void programmer_unmap_flash_region(void *virt_addr, size_t len);
42void chip_writeb(uint8_t val, chipaddr addr);
43void chip_writew(uint16_t val, chipaddr addr);
44void chip_writel(uint32_t val, chipaddr addr);
hailfinger9d987ef2009-06-05 18:32:07 +000045void chip_writen(uint8_t *buf, chipaddr addr, size_t len);
uweabe92a52009-05-16 22:36:00 +000046uint8_t chip_readb(const chipaddr addr);
47uint16_t chip_readw(const chipaddr addr);
48uint32_t chip_readl(const chipaddr addr);
hailfinger9d987ef2009-06-05 18:32:07 +000049void chip_readn(uint8_t *buf, const chipaddr addr, size_t len);
hailfingere5829f62009-06-05 17:48:08 +000050void programmer_delay(int usecs);
hailfingerba3761a2009-03-05 19:24:22 +000051
uwe16f99092008-03-12 11:54:51 +000052#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
53
hailfinger40167462009-05-31 17:57:34 +000054enum chipbustype {
hailfinger668f3502009-06-01 00:02:11 +000055 CHIP_BUSTYPE_NONE = 0,
hailfinger40167462009-05-31 17:57:34 +000056 CHIP_BUSTYPE_PARALLEL = 1 << 0,
57 CHIP_BUSTYPE_LPC = 1 << 1,
58 CHIP_BUSTYPE_FWH = 1 << 2,
59 CHIP_BUSTYPE_SPI = 1 << 3,
60 CHIP_BUSTYPE_NONSPI = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH,
61 CHIP_BUSTYPE_UNKNOWN = CHIP_BUSTYPE_PARALLEL | CHIP_BUSTYPE_LPC | CHIP_BUSTYPE_FWH | CHIP_BUSTYPE_SPI,
62};
63
hailfinger7df21362009-09-05 02:30:58 +000064/*
65 * How many different contiguous runs of erase blocks with one size each do
66 * we have for a given erase function?
67 */
68#define NUM_ERASEREGIONS 5
69
70/*
71 * How many different erase functions do we have per chip?
72 */
73#define NUM_ERASEFUNCTIONS 5
74
hailfinger80dea312010-01-09 03:15:50 +000075#define FEATURE_REGISTERMAP (1 << 0)
76#define FEATURE_BYTEWRITES (1 << 1)
snelsonc6855342010-01-28 23:55:12 +000077#define FEATURE_LONG_RESET (0 << 4)
78#define FEATURE_SHORT_RESET (1 << 4)
79#define FEATURE_EITHER_RESET FEATURE_LONG_RESET
hailfinger80dea312010-01-09 03:15:50 +000080#define FEATURE_ADDR_FULL (0 << 2)
81#define FEATURE_ADDR_MASK (3 << 2)
snelsonc6855342010-01-28 23:55:12 +000082#define FEATURE_ADDR_2AA (1 << 2)
83#define FEATURE_ADDR_AAA (2 << 2)
mkarcher9ded5fe2010-04-03 10:27:08 +000084#define FEATURE_ADDR_SHIFTED (1 << 5)
snelson63133f92010-01-04 17:15:23 +000085
rminnich8d3ff912003-10-25 17:01:29 +000086struct flashchip {
uwedfcd15f2008-03-14 23:55:58 +000087 const char *vendor;
uwe6ed6d952007-12-04 21:49:06 +000088 const char *name;
hailfinger40167462009-05-31 17:57:34 +000089
90 enum chipbustype bustype;
91
uwefa98ca12008-10-18 21:14:13 +000092 /*
93 * With 32bit manufacture_id and model_id we can cover IDs up to
hailfinger428f2012007-12-31 01:49:00 +000094 * (including) the 4th bank of JEDEC JEP106W Standard Manufacturer's
95 * Identification code.
96 */
97 uint32_t manufacture_id;
98 uint32_t model_id;
rminnich8d3ff912003-10-25 17:01:29 +000099
rminnich8d3ff912003-10-25 17:01:29 +0000100 int total_size;
101 int page_size;
snelson63133f92010-01-04 17:15:23 +0000102 int feature_bits;
rminnich8d3ff912003-10-25 17:01:29 +0000103
uwefa98ca12008-10-18 21:14:13 +0000104 /*
105 * Indicate if flashrom has been tested with this flash chip and if
stuge9cd64bd2008-05-03 04:34:37 +0000106 * everything worked correctly.
107 */
108 uint32_t tested;
109
uwe8e1a2ba2007-04-01 19:44:21 +0000110 int (*probe) (struct flashchip *flash);
hailfingerd5b35922009-06-03 14:46:22 +0000111
112 /* Delay after "enter/exit ID mode" commands in microseconds. */
113 int probe_timing;
hailfinger7df21362009-09-05 02:30:58 +0000114
115 /*
hailfingerc4fac582009-12-22 13:04:53 +0000116 * Erase blocks and associated erase function. Any chip erase function
117 * is stored as chip-sized virtual block together with said function.
hailfinger7df21362009-09-05 02:30:58 +0000118 */
119 struct block_eraser {
120 struct eraseblock{
121 unsigned int size; /* Eraseblock size */
122 unsigned int count; /* Number of contiguous blocks with that size */
123 } eraseblocks[NUM_ERASEREGIONS];
124 int (*block_erase) (struct flashchip *flash, unsigned int blockaddr, unsigned int blocklen);
125 } block_erasers[NUM_ERASEFUNCTIONS];
126
snelson1ee293c2010-02-19 00:52:10 +0000127 int (*printlock) (struct flashchip *flash);
128 int (*unlock) (struct flashchip *flash);
uwe8e1a2ba2007-04-01 19:44:21 +0000129 int (*write) (struct flashchip *flash, uint8_t *buf);
hailfinger0f08b7a2009-06-16 08:55:44 +0000130 int (*read) (struct flashchip *flash, uint8_t *buf, int start, int len);
rminnich8d3ff912003-10-25 17:01:29 +0000131
uwe6ed6d952007-12-04 21:49:06 +0000132 /* Some flash devices have an additional register space. */
hailfinger82719632009-05-16 21:22:56 +0000133 chipaddr virtual_memory;
134 chipaddr virtual_registers;
rminnich8d3ff912003-10-25 17:01:29 +0000135};
136
stuge9cd64bd2008-05-03 04:34:37 +0000137#define TEST_UNTESTED 0
138
uwe4e204a22009-05-28 15:07:42 +0000139#define TEST_OK_PROBE (1 << 0)
140#define TEST_OK_READ (1 << 1)
141#define TEST_OK_ERASE (1 << 2)
142#define TEST_OK_WRITE (1 << 3)
143#define TEST_OK_PR (TEST_OK_PROBE | TEST_OK_READ)
144#define TEST_OK_PRE (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE)
hailfinger80f48682009-09-23 22:01:33 +0000145#define TEST_OK_PRW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_WRITE)
uwe4e204a22009-05-28 15:07:42 +0000146#define TEST_OK_PREW (TEST_OK_PROBE | TEST_OK_READ | TEST_OK_ERASE | TEST_OK_WRITE)
stuge9cd64bd2008-05-03 04:34:37 +0000147#define TEST_OK_MASK 0x0f
148
uwe4e204a22009-05-28 15:07:42 +0000149#define TEST_BAD_PROBE (1 << 4)
150#define TEST_BAD_READ (1 << 5)
151#define TEST_BAD_ERASE (1 << 6)
152#define TEST_BAD_WRITE (1 << 7)
153#define TEST_BAD_PREW (TEST_BAD_PROBE | TEST_BAD_READ | TEST_BAD_ERASE | TEST_BAD_WRITE)
stuge9cd64bd2008-05-03 04:34:37 +0000154#define TEST_BAD_MASK 0xf0
155
hailfingerd5b35922009-06-03 14:46:22 +0000156/* Timing used in probe routines. ZERO is -2 to differentiate between an unset
157 * field and zero delay.
158 *
159 * SPI devices will always have zero delay and ignore this field.
160 */
161#define TIMING_FIXME -1
162/* this is intentionally same value as fixme */
163#define TIMING_IGNORED -1
164#define TIMING_ZERO -2
165
ollie6a600992005-11-26 21:55:36 +0000166extern struct flashchip flashchips[];
167
uwe884cc8b2009-06-17 12:07:12 +0000168/* print.c */
169char *flashbuses_to_text(enum chipbustype bustype);
hailfingera50d60e2009-11-17 09:57:34 +0000170void print_supported(void);
hailfingera50d60e2009-11-17 09:57:34 +0000171void print_supported_wiki(void);
uwea3a82c92009-05-15 17:02:34 +0000172
uwe4529d202007-08-23 13:34:59 +0000173/* flashrom.c */
hailfingerb247c7a2010-03-08 00:42:32 +0000174enum write_granularity {
175 write_gran_1bit,
176 write_gran_1byte,
177 write_gran_256bytes,
178};
hailfinger80422e22009-12-13 22:28:00 +0000179extern enum chipbustype buses_supported;
uwee06bcf82009-04-24 16:17:41 +0000180extern int verbose;
hailfinger1ff33dc2010-07-03 11:02:10 +0000181extern const char * const flashrom_version;
hailfinger92cd8e32010-01-07 03:24:05 +0000182extern char *chip_to_probe;
stuge5ff0e6c2009-01-26 00:39:57 +0000183void map_flash_registers(struct flashchip *flash);
hailfinger0f08b7a2009-06-16 08:55:44 +0000184int read_memmapped(struct flashchip *flash, uint8_t *buf, int start, int len);
hailfinger7df21362009-09-05 02:30:58 +0000185int erase_flash(struct flashchip *flash);
hailfinger92cd8e32010-01-07 03:24:05 +0000186struct flashchip *probe_flash(struct flashchip *first_flash, int force);
hailfinger42a850a2010-07-13 23:56:13 +0000187int read_flash_to_file(struct flashchip *flash, char *filename);
hailfinger7b414742009-06-13 12:04:03 +0000188int min(int a, int b);
hailfinger7af83692009-06-15 17:23:36 +0000189int max(int a, int b);
hailfinger6e5a52a2009-11-24 18:27:10 +0000190char *extract_param(char **haystack, char *needle, char *delim);
hailfinger7af83692009-06-15 17:23:36 +0000191int check_erased_range(struct flashchip *flash, int start, int len);
192int verify_range(struct flashchip *flash, uint8_t *cmpbuf, int start, int len, char *message);
hailfingerb247c7a2010-03-08 00:42:32 +0000193int need_erase(uint8_t *have, uint8_t *want, int len, enum write_granularity gran);
uwe884cc8b2009-06-17 12:07:12 +0000194char *strcat_realloc(char *dest, const char *src);
hailfinger92cd8e32010-01-07 03:24:05 +0000195void print_version(void);
hailfinger74819ad2010-05-15 15:04:37 +0000196void print_banner(void);
hailfinger92cd8e32010-01-07 03:24:05 +0000197int selfcheck(void);
hailfingerc77acb52009-12-24 02:15:55 +0000198int doit(struct flashchip *flash, int force, char *filename, int read_it, int write_it, int erase_it, int verify_it);
uwe884cc8b2009-06-17 12:07:12 +0000199
200#define OK 0
201#define NT 1 /* Not tested */
uwe4529d202007-08-23 13:34:59 +0000202
mkarcher74d30132010-07-22 18:04:15 +0000203/* Something happened that shouldn't happen, but we can go on */
204#define ERROR_NONFATAL 0x100
205
snelson9cba3c62010-01-07 20:09:33 +0000206/* cli_output.c */
hailfinger63932d42010-06-04 23:20:21 +0000207/* Let gcc and clang check for correct printf-style format strings. */
208int print(int type, const char *fmt, ...) __attribute__((format(printf, 2, 3)));
hailfingere7326b22010-01-09 03:22:31 +0000209#define MSG_ERROR 0
210#define MSG_INFO 1
211#define MSG_DEBUG 2
212#define MSG_BARF 3
213#define msg_gerr(...) print(MSG_ERROR, __VA_ARGS__) /* general errors */
214#define msg_perr(...) print(MSG_ERROR, __VA_ARGS__) /* programmer errors */
215#define msg_cerr(...) print(MSG_ERROR, __VA_ARGS__) /* chip errors */
216#define msg_ginfo(...) print(MSG_INFO, __VA_ARGS__) /* general info */
217#define msg_pinfo(...) print(MSG_INFO, __VA_ARGS__) /* programmer info */
218#define msg_cinfo(...) print(MSG_INFO, __VA_ARGS__) /* chip info */
219#define msg_gdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* general debug */
220#define msg_pdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* programmer debug */
221#define msg_cdbg(...) print(MSG_DEBUG, __VA_ARGS__) /* chip debug */
222#define msg_gspew(...) print(MSG_BARF, __VA_ARGS__) /* general debug barf */
223#define msg_pspew(...) print(MSG_BARF, __VA_ARGS__) /* programmer debug barf */
224#define msg_cspew(...) print(MSG_BARF, __VA_ARGS__) /* chip debug barf */
snelson9cba3c62010-01-07 20:09:33 +0000225
hailfinger92cd8e32010-01-07 03:24:05 +0000226/* cli_classic.c */
227int cli_classic(int argc, char *argv[]);
228
uwe4529d202007-08-23 13:34:59 +0000229/* layout.c */
uwe4529d202007-08-23 13:34:59 +0000230int read_romlayout(char *name);
231int find_romentry(char *name);
hailfinger051b3442009-08-19 15:19:18 +0000232int handle_romentries(uint8_t *buffer, struct flashchip *flash);
uwe4529d202007-08-23 13:34:59 +0000233
stepan745615e2007-10-15 21:44:47 +0000234/* spi.c */
hailfinger68002c22009-07-10 21:08:55 +0000235struct spi_command {
236 unsigned int writecnt;
237 unsigned int readcnt;
238 const unsigned char *writearr;
239 unsigned char *readarr;
240};
hailfinger68002c22009-07-10 21:08:55 +0000241int spi_send_command(unsigned int writecnt, unsigned int readcnt,
uwefa98ca12008-10-18 21:14:13 +0000242 const unsigned char *writearr, unsigned char *readarr);
hailfingerbb092112009-09-18 15:50:56 +0000243int spi_send_multicommand(struct spi_command *cmds);
hailfinger088dc812009-12-14 03:32:24 +0000244uint32_t spi_get_valid_read_addr(void);
uweaf9b4df2008-09-26 13:19:02 +0000245
ollie5b621572004-03-20 16:46:10 +0000246#endif /* !__FLASH_H__ */